For a 2 input NOR gate, what is the worst case falling delay with a fan-out of 1? (worst case is when only one of the NMOS transistors is ON)
a. 6RC
b. 15RC
c. 11RC
d. 9RC