6. Assume a processor supports all instructions and addressing modes. A program consists of 25% store words, 15% load words, 10% branches, 5% jumps and 45% alu operations. Assuming no additional delays, how long is the clock cycle for a single cycle implementation and a fixed length clock?